p.file
213 subscribers
51 photos
7 videos
157 files
292 links
Please read the pinned post.

The group has restriction for links due to spam bots, but you can send it anyway.

@perplex_files
Download Telegram
doing this in verilog is like programming in C but there is no C code, just a bunch of assembly inside an asm keyword lol.

All this code can be replaced by a

{cout, s} = a + b + cin;
p.txt
https://en.wikipedia.org/wiki/Carry-lookahead_adder
by the way

@p_txt for prints/notes of things i study

@p_pdfs for pdfs i download to read later

@p_jpg for "high quality" images i usually use as wallpaper

@p_flac FLACs

@p_mp_3
👍1
p.file
Topics: Logic Design Arithmetic. #hardware #comp_arch Advanced Arithmetic Techniques, how do computers actually do arithmetic? https://www.quadibloc.com/comp/cp0202.htm
I manually implemented a 32 bit binary multiplier using full adders, it is a messy code (even because there is no multidimensional arrays in verilog) but it worked. Again, you can just use 'assign y = a * b;'.
multipliers can be implemented using wallace trees or dadda trees too, or a sequential circuit with shifters.
Forwarded from Sci-Hub
townsend2003.pdf
624.3 KB
Townsend, W. J., Swartzlander, Jr., E. E., & Abraham, J. A. (2003). A comparison of Dadda and Wallace multiplier delays. Advanced Signal Processing Algorithms, Architectures, and Implementations XIII. doi:10.1117/12.507012
p.file
#notes #comp_arch
#notes

MIPS datapath (no pipeline) for the j instruction. Since you have only 26 bits to represent an address, the processor takes the last 4 bits from the Program Counter + 4, the shift << 2 is used because PC is always a multiple of 4 (two last bits are always 0).